




J3	J2	J1	Config	I2C Access
Open	x	x	0	Yes
Closed	Open	Open	0	No
Closed	Open	Closed	1	No
Closed	Closed	Open	2	No
Closed	Closed	Closed	3	No

For settings internal capacitors see datasheet:  
 IDT\_5P49V5925\_DST\_20151117.pdf  
 page 6.  
 and datasheet:  
 IDT\_VC5-Reg-Desc\_MAU\_2015123.pdf  
 page 18



Settings of the pin SD/OE  
 see in datasheet, page 8.



Project: <b>pmPLL</b>		
Title: <b>pmPLL - Clock Generator.SchDoc</b>		
Engineer: Sergej Bakhmach	Revision: 1	
Size: A4	Sheet: 1 of 1	
Company: <b>Those Boards</b>		